Abstract A novel rectifier topology for high power (0.5 to 10MVA) current source based ac motor drives is proposed. This rectifier is composed of a multi-winding transformer, a multilevel diode rectifier and a multi-level buck converter. The rectifier produces near unity input power factor and sinusoidal input current under any operating conditions. In addition, the proposed rectifier has a few other features such as reliable operation and high voltage operation capability. This paper addresses a number of system design considerations such as switching pattern, input power quality and the effects of discrepancies of transformer leakage inductances on the system performance. Experimental results on a 5kVADO8V four-level prototype are also included.
I. INTRODUCTION
In medium voltage ac motor drives, an SCR rectifier is often used as a front-end converter due to its simple structure and low manufacturing cost [ 1-31. However, the SCR rectifier injects harmonic currents into the utility grid. In addition, its power factor changes with motor loading conditions. The harmonic currents can be effectively reduced by using a twelve-pulse or eighteen-pulse rectifier configuration. In the twelve-pulse configuration, a two-secondary-winding transformer is connected to two units of standard SCR rectifiers. As a result, the 5", 7", 17" and 19" harmonics in the primary winding are cancelled. More harmonics can be cancelled when an eighteen-pulse transformer is used. However, this configuration is unable to compensate the input power factor of the rectifier. The power factor remains low especially when the motor operates under light load conditions.
In order to solve the above-mentioned problems, a novel current source rectifier is proposed. As shown in Fig.1 , the proposed rectifier is composed of a four-secondary-winding transformer, four diode rectifiers and a four-level modified buck converter. The multi-winding transformer is used to cancel low order harmonic currents generated by the diode rectifiers. The GTO-based four-level buck converter provides an adjustable dc current to its load which can be a current source inverter for ac motor drives or other types of load. While this paper focuses on the analysis of a four-level topology, the results obtained can also be used in other multi- The proposed rectifier topology has the following potential features: 0 Sinusoidal inputs and near unity input power factor. This is due to the use of the multi-winding transformer and four-level diode rectifier. All low order harmonic currents up to the 19" are cancelled and will not appear in the transformer primary winding. As a result, a sinusoidal line current can be achieved. The input power factor is defined as a product of displacement power factor (DPF) and distortion factor (DF). Since the displacement power factor of the diode bridge rectifier is close to unity and the distortion factor is also close to unity due to the use of the multi-winding transformer, a near unity input power factor can be obtained.
No harmonic resonance. The proposed rectifier does not require any power factor compensators or harmonic filters. As a result, resonances caused by filter or power factor compensation capacitors used in the six-pulse or twelve-pulse rectifier topology are practically eliminated.
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Small size of dc link choke. In the proposed topology, the switching frequency of each GTO device is 360Hz. The equivalent switching frequency at the output of the rectifier, however, is 1440Hz due to the multi-level configuration. The size of the dc link choke, therefore, can be reduced compared with other rectifier configurations.
No voltage sharing problems. In medium voltage applications, switching devices are usually connected in series to withstand the voltage. Measures should be taken to ensure equal voltage sharing among the devices both in dynamic and steady state. In the proposed rectifier, no devices are connected in series because of the multi-level configuration. It should be pointed out that the proposed topology requires a trmsfonner. This may not be considered as a disadvantage in many applications. For example, h retrofit or new applications where a standard (off-the-shelf) ac motor is used, an isolation transformer between the utility supply and fi-ont-end converter is usually required to eliminate voltage stress on the motor [4, 5] . The transformer used in the proposed rectifier serves the same purpose in addition to the harmonic cancellation. Therefore, the proposed topology is particularly suitable for this type of applications. This paper deals with the analysis and design of the proposed rectifier topology. The topics to be discussed include switching patterns, harmonic analysis, system design, computer simulations and experimental results. Fig.2 illustrates a typical switching pattern proposed for the GTO device in the top buck converter (refer to Fig.l) , where Vml, Vbnl and Vcnl are the phase voltages of the transformer secondary winding 1, v d l is the dc output voltage of the diode rectifier with the dc filter capacitor C1 disconnected, and Vgl is the gate signal for the GTO device TI. The defrnition of GTO gating angle a and duty cycle D is also shown in Fig.2 .
SWITCHING PAITERN
It should be pointed out that although in the four-level configuration there is a ph&e shift of 15" between any two adjacent secondary windings, the gating signal for GTOs used in the other three buck converters is exactly the same as that given in Fig.2 . This phase shift does not affect the gating angle a and duty cycle D. In other words, all four buck converters should have the same a and D during operation. In what follows, the effects of GTO switching frequency and gating angle on the rectifier performance are to be discussed. 
Switching Frequency
The switching frequency of high power solid state devices is usually limited by device switching characteristics. For GTO thyristors, it is typically around several hundred Hertz. An added advantage of using low switching frequencies is that the switching loss can be reduced. For the multi-level configuration, it is possible to design a switching pattern with a low switching frequency for each GTO thyristor while the equivalent switching frequency at the output of the multilevel rectifier could be increased.
Let's assume the switching frequency of GTO thyristors is 360Hz, which is also the frequency of ripple voltage at the output of the diode rectifiers. This arrangement makes it possible for GTO switching to be synchronized with the input ac voltage of the diode rectifiers. Fig.3 shows simulated waveforms when the buck converters operate at 360Hz with a gating angle of 30" and duty cycles of 40% and 90%, respectively. The rectifier input current Ial has two humps per half cycle, a typical wavefonn produced by the diode rectifier with a dc capacitor connected at its output. The harmonic content of Ial is also illustrated in Fig.3 . AIthough the rectifier input current Ial is rich in harmonics, the line current IA is nearly sinusoidal, in which the lowest order harmonic current is 231d. The other lower order harmonics are cancelled by the multi-winding transformer.
The current flowing through TI is also shown in Fig.3 . The GTO currents in the other three converters have exactly the same waveshape as IT^ except a phase shift of 15" between any two adjacent buck converters. As a result, the switching frequency that the load sees is 1440Hz (360Hz x 4). The relatively high switching frequency makes the dc choke size small and thus improves system dynamic performance.
Simulation results when the buck converters operate at other frequencies are shown in Fig.4 . W i t h a switching frequency of 18OHz (refer to FigA(a)), the input current of the diode rectifier Ial is no longer quarter-wave symmetrical, yielding even harmonic currents such as 2nd and 4". These harmonic currents cannot be cancelled by the multi-winding transformer. Fig.4(b) shows the simulated waveforms when the buck converter has a switching frequency of 400Hz. Since the operation of the buck converter at this frequency cannot be synchronized with the diode rectifier input voltage, the rectifier input current I,, is not periodical, which produces non-characteristic (non-integer) harmonics (e.g. 20Hz and lOOHz components as shown in the figures). The fiequency of non-characteristic harmonics could be lower than the fundamental, therefore it is usually difficult to eliminate them. The simulated waveforms when the buck converters operate at 720Hz are given in Fig.l(c) . The waveforms and their harmonic content are essentially the same as those given in Fig.3 , where the switching frequency is 360Hz. Therefore, the proposed topology does not benefit from the switching frequency increase. It can be concluded fiom the above analysis that the switching frequency of 360Hz is suitable for use in the proposed topology. 
Gating Angle
Computer simulation is used to investigate the relationship has little effect on the line current TI-ID. This implies that the gating angle does not have to be synchronized with the input voltage. As a result, the detection of the input voltage is not required, a desirable feature in implementation.
DESIGN CONSIDERATIONS
When designing the proposed multi-level rectifier, one should address a number of design considerations. One of the considerations is the dc voltage ripple and its relationship with system parameters. Another is the line inductance discrepancy and its effect on the current harmonic distortion. Other considerations such as input power factor and input line current THD will be explored in the following section.
dc Ripple Voltage
The dc capacitor at the diode rectifier output terminals is mainly used to reduce dc voltage ripples. In order to minimize the manufacturing cost, the size of the dc capacitor should be optimized. The dc ripple voltage AVc is also affected by a number of other system parameters such as ac line inductances (including transformer leakage inductances), duty cycle of the buck converter and loading conditions. Since this is a rather complex problem, computer simulations are carried out to assist the analysis. The results obtained from simulations are presented in FigS. Fig.S(a) shows the effects of switching duty cycle on the dc voltage ripple with the dc capacitor as a parameter. The ripple voltage AVc is a nonlinear function of the duty cycle D. The maximum ripple voltage occurs at the duty cycle of 66.7%. This figure also shows that the ripple voltage can be decreased by increasing the dc capacitor. A substantial amount of ripple voltage reduction can be achieved when the dc capacitor is increased from 2 per unit to 4 per unit. The voltage ripple AVc as a function of the line inductance is show in Fig.S(b) . It can be observed that an increase in the line inductance can reduce the dc ripple voltage, especially when a small size dc capacitor is used.
As mentioned earlier, the proposed rectifier can be used as a front end for current source based ac motor drives. When the motor operates at a reduced speed with rated torque, its stator voltage is reduced while the stator current is rated. Under this operating condition, the rectifier output voltage is reduced whereas its dc current remains rated. This implies that the dc resistance can be less th? one per unit. The curves shown in Fig.S (c) take this operating condition into account. The dc ripple voltage AVc is a function of the dc current as well as the dc resistance. When the dc resistance decreases from 1 pu to 0.5 pu, the ripple voltage increase from about 24% to 40% at the rated dc current. The substantial increase in AVc should be considered when the rectifier is designed for use in ac motor drives.
2, Effects of Line Inductance Discrepancies
It is well know that the line inductance of power systems, to which the proposed rectifier is connected, may be variable and unbalanced. The leakage inductances of the multiwinding transformer may also be unbalanced due to the zigzag winding connection. In this section, the effect of the leakage inductance discrepancies on total harmonic distortion (THD) of the line current is investigated. Fig.6(a) shows the simulated waveforms of the proposed rectifier where the leakage inductance of the top secondary winding is reduced by 25% while the leakage inductances of the other three secondary windings remain unchanged. The unbalanced leakage inductances make the winding currents (Isl and Id) as well as their harmonic contents unbalanced. As a result, the low order harmonic currents such as 5" and 7", which should be cancelled by a balanced transformer, appear in the line current I*. Fig.6(b) shows the simulated waveforms when the leakage inductance of the top secondary winding has a 25% increase. A similar phenomenon can be observed. Fig.7 shows the relationship between the line current THD and the discrepancy in the leakage inductance. Obviously, the total harmonic distortion reaches the minimum when the transformer leakage inductance is balanced. Therefore, efforts should be made in minimizing the discrepancies between the winding leakage inductances when the transformer is designed.
IV. T"D AND POWER FACTOR

I. Line Current THD
The line current THD is one of the important system specifications. The level of the line current distortion is related to the line inductance, dc capacitor, duty cycle of the buck converters, loading conditions, etc. The line inductance exhibits a high impedance for harmonic currents. The larger the line inductance, the lower the input current THD. In most cases the line inductance including the transformer leakage inductances is in the range of 0.05 -0.15 per unit.
The dc capacitor has a minimal effect on the THD of the line current. However, the current in the secondary windings contains low order harmonics whose magnitude is mainly associated with the dc capacitor. This topic will be discussed in the following subsection. decreases with the duty cycle as well as the load resistance. The THD at the rated load is less than 2%, suggesting that the line current is virtually sinusoidal. It should be pointed out that the line inductance used in simulation is only 0 . 0 5~~~ which is the worst case. The THD can be reduced further with a larger line inductance.
THD of Secondav Winding Current
The harmonic content of the current in the transformer secondary windings mainly depends on the dc capacitor. given duty cycle, the smaller the size of the dc capacitor, the higher the THD value. The curves given in Fig9 provide a guidance for the transformer design.
Input Power Factor
The input power factor is defined as Based on the above defmition, the input power factor of the proposed four-level rectifier is presented in Fig.10 . Even in the worst case which occurs at duty cycle of loo%, the power factor is still pretty high (96.4%). This figure also indicates that the loading of the rectifier has little effect on its power factor, which is a desirable feature.
V. EXPERIMENTAL RESULTS
A 208Vl5KVA prototype system with a four-secondarywinding (208Vl52Vx4) transformer is built. The control of the prototype including gating pulse generation is implemented by using a TMS32OC3 1 based DSP board. The dc capacitor is 4.8pu and the load resistance is lpu. The measured waveforms of the rectifier with duty cycle of 40% and 90% are shown in Fig.1 I(a) and (b) respectively, where VA and IA are the rectifier input phase voltage and line current, Val and Ial are the voltage and current in the transformer secondary winding (refer to Fig.1) . It the can be seen that the input current is nearly sinusoidal and the power factor is close to unity.
VI. CONCLUSIONS
A novel multi-level current source rectifier for medium voltage (4160-72OOV) applications is proposed. The rectifier has two main features: high input power factor and low current harmonic distortion. In addition, the rectifier does not have GTO voltage sharing problems nor ac side LC resonant problems. These features make the proposed rectifier very attractive in medium voltage applications. Computer simulations and laboratory experiments are carried out to verify the theoretical analysis.
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